



FORESHADOW

Breaking the Virtual Memory Abstraction with
Transient Out-of-Order Execution

Ofir Weisse

Joint work with

Jo Van Bulck, Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens,
Mark Silberstein, Thomas F. Wenisch, Yuval Yarom, Raoul Strackx



FORESHADOW

PM Breaking the Virtual Memory Abstraction with Transient Out of Order Execution

* Read about Ubuntu updates for L1 Terminal Fault Vulnerabilities (L1TF).

- <https://ubu.one/L1TF>

'Foreshadow' attack affects Intel chips

PCWorld
FROM IDG

NEWS REVIEWS HOW-TO VIDEO

Privacy Encryption Antivirus

AdChoices

PC and Laptop

Home / Security

UPDATED


Foreshadow attack uses new side-channel
tactics (but you're probably safe)

ZDNet

Beyond Spectre: Foreshadow, a new Intel security problem


ForeshadowAttack.com

Foreshadow (SGX)




Untrusted OS/VMM

Foreshadow-NG



Cloud Host


Evolution of Side Channel Attacks



Foreshadow
(on others' address space)


Spectre & Meltdown
(on own address space)

Classic Cache Timing
(Algorithm specific, e.g., AES)



Roadmap

- Cache side channels
- Speculative execution
- Meltdown
- SGX
- Foreshadow-SGX
- Foreshadow-NG




Side Channel Attacks – Abusing Non-standard Output Channels



Cache Side Channels



Cache Hierarchy



L1 \$
~4 cycles



L2 \$
~12 cycles



L3 \$
~60-80 cycles



Slow Memory, 128GB, 300-400 cycles to access



Background: Cache Timing Side Channel

Attacker



Cache Lines

Read (fast)



Read (fast)

Read (fast)

Read (fast)

Read (slow)

Read (fast)


Victim



- Attacker infers victim's data access pattern
- Attack is algorithm specific

Roadmap

- Cache side channels
- **Speculative execution**
- Meltdown
- SGX
- Foreshadow-SGX
- Foreshadow-NG



Speculative Execution

```
data = *user_input;
```


```
res = 42 / data;
```

```
b -= res;
```

```
b++;
```

```
c[0] *= 2;
```

```
d[1] += 42;
```




Speculating future tasks




Retired instruction

Speculative Execution



```
data = *user_input;  
res = 42 / data;  
b -= res;  
b++;  
c[0] *= 2;  
d[1] += 42;
```



Speculating future tasks

Speculatively
executed




Retired instruction




Pending instruction

Speculative Execution



```
*user_input = 0;  
data = *user_input;  
res = 42 / data;  
b -= res;  
b++;  
c[0] *= 2;  
d[1] += 42;
```



Exception handler (division by 0)

Speculatively
executed



Retired instruction



Pending instruction




Squashed instruction

Squashed instructions may leave footprints in cache

Roadmap

- Cache side channels
- Speculative execution
- **Meltdown**
- SGX
- Foreshadow-SGX
- Foreshadow-NG



Background: Meltdown




Attacker's user-space code


```
char probe[256*STEP];  
clflush(probe);  
secret = *kernel_addr;  
probe[secret*STEP]++;
```

Cache Lines


probe[0*STEP]
probe[1*STEP]
probe[2*STEP]
probe[3*STEP]
probe[4*STEP]



Process Virtual Memory




Virtual Address Space



The Page Table

Virtual address bits:



↓

Page Table

↓


```
char probe[256*STEP];  
clflush(probe);  
secret = *kernel_addr;  
probe[secret*STEP]++;
```

PTE (Page Table Entry):



Page attribute bits


Meltdown Mitigation - KPTI




Meltdown Mitigation - KPTI



Virtual address bits:




No translation




Roadmap


- Cache side channels
- Speculative execution
- Meltdown
- **SGX**
- Foreshadow-SGX
- Foreshadow-NG



SGX (Software Guard eXtensions)




SGX in a nutshell



Remote Client

SGX – Memory Organization





Physical Memory

Enclave Page Cache (EPC)

EPC Metadata

Encrypted by
Memory Encryption Engine
(MEE)

SGX Abort Page Semantics




SGX Abort Page Semantics

- ▶ No exception raised
- ▶ Writes are ignored
- ▶ Reads return 0xFF


```
char probe[256*STEP];  
clflush(probe)  
secret = *enclave_addr;  
probe[secret*STEP]++
```

→ 0xFF



Roadmap

- Cache side channels
- Speculative execution
- Meltdown
- SGX
- **Foreshadow-SGX**
- Foreshadow-NG




Foreshadow – Causing a Translation Terminal Fault

- Variant 1: Invalid PTE (Page Table Entry)
- Variant 2: Enclave to Enclave (E2E) rogue mapping



Foreshadow – Causing a Translation Terminal Fault

Virtual address bits:





PTE (Page Table Entry):



Poison PTE:
Clear present bit

What happens when the translation faults?

Faulty PTE (Page Table Entry):



**speculatively
fetch data**

Following a terminal fault (from Intel's report):

- SGX memory checks are skipped (no 0xFF)
- Boundaries between VM and host are ignored
- System Management Mode (SMM) checks are skipped

Foreshadow Attack

Cache Lines



Malicious OS attacker code

```
PoisonPTE(enclave_addr);
char probe[256*STEP];
clflush(probe);
secret = *enclave_addr;
probe[secret*STEP]++;
```

Micro-Architectural Behavior


```
walk page table-get PFN
Verify translation OK
Fetch data from L1 cache
```

Terminal fault-
skip further checks
no abort page (0xFF)






PTE:

Physical Frame Number (PFN)	Misc.	User/OS	R/W	Present
-----------------------------	-------	---------	-----	---------




Only Data in L1 Cache is Exposed

- Following a “terminal fault” only data in L1 cache may be fetched



But what if the attacker can bring data into L1 cache?

Maliciously Fetching Into L1 Cache



- ▶ The OS can “securely” page-out and page-in SGX pages
- ▶ On page-in - the decrypted data passes through L1 cache

Victim doesn't need to run!!

Implications on SGX Enclaves and Ecosystem

- Confidentiality is completely gone:
Foreshadow can dump entire enclaves
- At any given time, without the enclave running
- Secure storage is not safe:
Foreshadow can extract SGX sealing (secure storage) keys
- Proof of integrity (attestation) can be forged:
Foreshadow can extract secrets from
 - Intel Launch Enclave
 - Intel Quote Enclave

Ramification: a collapse of the attestation ecosystem




Security Quiz

If a machine was hacked
no one knows,
and there is no data on it...




SGX Machine



Architectural
Quote Enclave


Should we care?

Remote Attestation: Establishing Trust with Remote Enclaves



Takeaway: trust is based on the EPID key

2. Verify Quote with Intel



Intel Attestation Service
(IAS)

EPID - Enhanced Privacy ID

- EPID mega feature – awesome **privacy**
- Millions of signatures are unlinkable
- No one knows who signed what

EPID failure – abusing privacy

A single extracted EPID key can be used to sign millions of unlinkable signatures





[@ForeshadowAaaS](https://twitter.com/ForeshadowAaaS)



Foreshadow-SGX Mitigations




- Flush L1 Cache after enclave exits and “page-in/out” operations
 - New L1 flush “instruction” added
- Disable HyperThreading
- Have two sets of Attestation/Sealing keys
 - For HyperThreading On/Off




Roadmap

- Cache side channels
- Speculative execution
- Meltdown
- SGX
- Foreshadow-SGX
- **Foreshadow-NG**
 - User-space to kernel
 - Reading SMM memory
 - VM-to-VM/M




Nested Virtual Address Space



The Extended Page Table & Foreshadow

Controlled by the Malicious VM

Virtual address bits:



Page Table

Guest PTE:



Extended Page Table (EPT)


Host PTE:



The Extended Page Table & Foreshadow

Controlled by the Malicious VM

Virtual address bits:



Page Table

Guest PTE:



~~Extended Page Table (EPT)~~

Host PTE:




Guest physical address
is treated as
host physical address

The Extended Page Table & Foreshadow


Controlled by the Malicious VM

Virtual address bits:



Page Table


Guest PTE:



Guest physical address
is treated as
host physical address


Implications

- VM boundary is broken
- A malicious VM can read data from a neighboring VM or the VMM




Attack Limitations

- Data needs to reside in L1 cache (unlike the SGX attack)
- Attacker needs to guess/know physical address
- no know attacks in the wild



Mitigating Foreshadow-NG

- Disabling HyperThreading is devastating for performance
 - So what can we do?
- Never run two VMs on the same physical core
 - May impact performance
- Flush L1 cache on VMENTER
- On VMEXIT to hypervisor – make sure other sibling core is trusted



Conclusions

- Foreshadow-SGX: a complete break of SGX, including
 - Confidentiality
 - Secure storage
 - Attestation
- Privacy-preserving protocols can backfire (e.g., EPID)
- Foreshadow-NG: VM boundary is cracked
- Mitigations come at a performance cost

Patch your
machine!

[ForeshadowAttack.com](https://foreshadowattack.com)